ABSTRACT In this paper, we propose a new low turn-off loss silicon-on-insulator (SOI) lateral insulated gate bipolar transistor (LIGBT) with buried variation of lateral doping (VLD) layer. The proposed device features a VLD layer inserted in the drift region, which increases the doping dose (Q) and gradient (G) compared with Uniform P-buried (UPB) SOI LIGBT. The larger capacitance effect induced by lager Q and faster depletion leads to the lower rising anode voltage and reduced storage charge in the drift region. Therefore, a considerable low turn-off loss (E off ) can be obtained. It is worth to note that owing to reshaped electric field in the new structure, the excess carriers of the drift region could be removed more quickly. Furthermore, larger G of the VLD layer improves the tradeoff between breakdown voltage and turn-off loss. The results of 2-D simulation indicate that the E off of the proposed device can reduce by 29.4% and 69.7% at 100 A·cm −2 and 200 A·cm −2 , respectively, when compared with UPB SOI LIGBT.
I. INTRODUCTION
Lateral insulated gate bipolar transistor (LIGBT) is mainly used for the integration of power devices with control circuitry. Silicon-on-insulator (SOI) LIGBTs act as an important component in power integrate circuits due to its property of superior isolation, low leakage current and high current capacity [1] - [9] . However, the switching of the LIGBT device is associated with the removal of the stored charges in the N-base region and thus causing a high switching loss. Many efforts are widely made to reduce turn-off loss especially under inductive loading through N-type extraction path, such as SSA LIGBT, STA LIGBT, MSA LIGBT [10] - [12] . However, they suffer from large cell size, complex etching and quadruple diffusion, respectively, while inducing snapback effect and increasing forward conductive voltage in the on-state. Another effective solution is adoption of the new drift structure. For example, [13] introduces a uniform P-buried layer (UPB) in the drift region of SOI LIGBT. In the paper, the structure with buried variation of lateral doping (VLD) layer is firstly introduced into the SOI LIGBT, and its influence on accelerating turn-off process will be investigated in detail.
In this paper, we propose SOI LIGBT with buried VLD layer which sustains high breakdown voltage (BV) and a lower turn-off loss (E off ) without enlarging device size when compared with UPB LIGBT. As shown in Fig. 1 , a VLD layer is introduced by being implanted into the drift region. This VLD layer enables a slower anode voltage increase and fewer stored charges in the drift region. Moreover, the VLD layer enhances the extraction ability of excess carriers in the drift region so that a lower turn-off loss can be achieved. The validity of the proposed device is verified through detailed simulation results. Fig. 1 illustrates the 2-D cross-section of the SOI LIGBT with buried VLD layer. Compared with the UPB LIGBT, the P-buried layer in the proposed structure has a linear doping profile. As shown in Fig. 1 , the doping profile of the buried P-type layer is determined by a linear function N b (x). The N b (x) reaches its maximum (N max ) and minimum (N min ) at the boundary close to P-well and N-buffer, respectively. Hence, the doping concentration gradient G = (N max − N min )/L b and the doping profile N b (x) = N max −Gx. Since the resistance of the drift region (R dri ) is determined by N d , the VLD layer has little influence on R dri . Consequently, V on is almost independent of the VLD layer and the influence is not discussed in the paper.
II. DEVICE STRUCTURE AND MECHANISM
In order to demonstrate the turn-off mechanism of the proposed LIGBT, a set of optimized parameters for device is applied to Sentaurus TCAD. The key parameters are shown in Table 1 . Both the proposed device and UPB LIGBT own the same parameters except Q and G. N d , Q and G have been optimized based on triple RESURF principle [14] . Q is higher in the proposed device, because VLD layer could optimize the surface electric field [15] . As shown in Fig. 2 , the inductive turn-off of the proposed device is divided into four different phases, which are represented by phase I, phase II, phase III and phase IV, respectively. Anode voltage rising stage is divided into three phases according to different slopes: phase I, phase II and phase III. Anode current falling stage is defined as phase IV, which starts when the anode voltage reach power supply voltage. In phase I (t 0 ≤ t ≤ t 1 ), with the increase of the anode voltage (V A ), the drift region depletion boundary expands until it contacts the right boundary of the VLD layer (AB in Fig. 3(a) ), and at this moment (t 1 ), V A equals to V 1 . Smaller V A and short time result in smaller phase I loss (E I off ).Therefore, E I off is negligible. The unique turn-off characteristics of the proposed device are phase II and phase IV, which are largely different from UPB LIGBT. In order to qualitatively and quantitatively demonstrate the turn-off loss suppression effect of the buried VLD layer, the detailed analysis of the turn-off process would focus on phase II and phase IV in following sections.
In phase II (t 1 ≤ t ≤ t 2 ), as illustrated in Fig. 3 , with the increase of V A , the drift region depletion boundary expands from the side of AB along the outline of VLD layer to the side of A B . When the depletion boundary touches the side of A B , V A equals to V 2 . Thus, in phase II, V A can be given by:
where R is the effective resistance of the drift region, V 1 is the anode voltage at the end of the phase I, and I on is the VOLUME 7, 2019 63 on-state current. R(W 2 ) is given by:
where q and Z are the electron charge and device width, respectively; μ p is the hole mobility in the VLD layer; W 2 is the expanding width of the depletion region edge in Fig. 3 (a); T b1 is the thickness of undepleted region edge at x = 0 in Fig. 3 (a). The effective output capacitance can be given by [13] :
where p(W 2 ) is excess hole profile of the proposed device in the on-state, α PNP is the common base gain of PNP transistor. Furthermore, C O can be obtained by submitting Eq. (1) and Eq. (2) into Eq. (3):
Therefore, larger Q leads to larger capacitance effect, and results in a smaller dV A /dt. Consequently, in phase II, the gross anode voltage reduces, results in a smaller the phase II loss (E II off ). It is worth to note that the buried layer is only partially depleted due to the high doping concentration near the side of AB, which is different from UPB LIGBT.
As illustrated in Fig. 4 , during the phase IV (t 3 ≤ t ≤ t 4 ), carriers are recombined and removed in the undepleted regions while the anode current (I A ) is dropping. Obviously, the phase IV loss (E IV off ) can be given by: 
where Q ui is the charge in undepleted region i, Q u is the total charge in the undepleted regions and V D is the power supply voltage. It is assumed that the excess hole profile still obeys the carrier distribution in on-state [16] . Hence, Q u1 and Q u2 can be obtained as [16] :
where A and L are the areas of depletion boundary and bipolar diffusion length, respectively. W up and W down are the lengths of undepleted region 1 and undepleted region 2, respectively, and they are treated as equal for simplicity. (10), and E IV off reduces. Therefore, a larger Q leads to a smaller E IV off . To summarize, the existence of the buried VLD layer increases the effective output capacitance and decreases the storage charges in the drift region, thus reducing the turn-off loss (E off ).
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III. RESULTS AND DISCUSSIONS
A 2D semiconductor device simulator, Synopsys TCAD, is applied to further explore the turn-off loss reduction mechanism of the proposed new device. An ambient temperature of 300K, a minority carrier lifetime of 1μs are used. The on-state current (I on ) is 100A/cm 2 , and the forward conductive voltage (V on ) is about 1.13V. Besides, the power supply Fig. 5 (a) shows the comparison of turn-off waveforms of UPB LIGBT and the proposed device with or without selfheating effect at room temperature of 300K. Simulation shows that there is almost no difference under surfaceresistance of 100 cm 2 K/W. Fig. 5 (b) shows the comparison of maximum temperature (T max ) considering self-heating effect during turn-off process for both UPB LIGBT and the proposed device. The results reveal that there is little variation of temperature in turn-off process. Therefore, self-heating effect is ignored when we research dynamic characteristic of UPB LIGBT and the proposed device. Fig. 5 (c) exhibits turn-off waveforms of UPB LIGBT and the proposed device at 425K. Environment temperature has great impact on dynamic characteristic of the two above devices. Turn-off losses of the proposed device and UPB LIGBT degenerate at a higher temperature of 425K due to the longer minority carrier lifetime. The proposed device can suppress the deterioration owing to faster depletion. Turn-off loss of proposed device can reduced by 73% compared with UPB LIGBT. That is to say, the proposed device is superior to UPB LIGBT at high temperature.
A. INFLUENCE OF THE SELF-HEATING EFFECT AND TEMPERATURE

B. INFLUENCE OF THE DOPING PARAMETERS
Fig . 6 shows the dependence of E off and BV on concentration gradient (G) of the proposed device. For Q = 3.6 × 10 12 cm −2 , both E off and BV increase with the increase of G. One of the most distinctive features of the proposed device is G. The variation of G affects the turn-off loss significantly. As discussed above, the E off is mainly composed of E II off , E III off and E IV off . In the phase II and phase III, the resistance of undepleted P-buried VLD layer increases with VOLUME 7, 2019 65 a higher G, which further results in a higher V 2 , E II off and a lower E III off . Meanwhile, in the phase IV, owing to the fact that the gross doping dose of the entire VLD layer is reduced, the assistant depletion effect of the buried layer is suppressed and thus increasing E IV off . Owing to the existence of the buried VLD layer, the surface electric field is reshaped and more even. Therefore, BV boosts with the increase of the G.
However, as shown in Fig. 7 , for G = 2.4 × 10 14 cm −3 µm −1 , both E off and BV decrease with the increase of Q. The E off is mainly determined by E II off and E IV off . In the phase II, E II off significantly decreases with the increasing of Q due to a lower V 2 , which has been discussed in Section II. Whereas, for the phase IV, a higher Q leads to a higher assistant depletion effect of VLD layer on the drift region, which diminishes the storage charges and thus drags E IV off down.
Moreover, Fig. 8 and Fig. 9 further depict the influence of embedded VLD layer on turn-off process. As shown in Fig. 8 (a) , when t = t 3 , electrons in undepleted region 1 and undepleted region 2 move through N-Buffer and are collected by the anode under the electric field. Meanwhile, the holes in these regions are swept into VLD layer and travel to the cathode. Apparently, the side of AB of the VLD layer acts as an emitter while the P-well and inner P+ region can be treated as a collector. Furthermore, the N-drift region between the P-well and VLD layer acts as a base region. Therefore, a narrow base PNP transistor is formed accordingly. Since the equivalent base region is actually very narrow, the common base current amplification factor tends to 1, which helps the holes travel into P-well. As shown in 66 VOLUME 7, 2019 Fig. 8 (b) , the distribution of 2-D carrier density indicates that the depletion region in the drift region of the proposed device is shrunk due to the buried VLD layer compared with that in UPB LIGBT, which results in a smaller E IV off . Due to G, the buried VLD layer also reshapes the electric field distribution in the drift region. As shown in Fig. 9 , the electric field rises in the area with higher carrier concentration. Therefore, the carriers can obtain a higher energy and speed of traveling to the corresponding electrode, which promotes the extraction of the excess carriers. Fig. 10 (a) shows simulated turn-off waveforms of the proposed device and UPB LIGBT with parameters in table 1. With the increase of Q, E II off and E IV off significantly reduce. Fig. 10 (b) shows E off and BV of the proposed device and UPB LIGBT versus Q and G. With the increase of Q and G, both BV curves first increases and then decreases. However, BV curve of the proposed device has the larger optimization range of Q. With the same BV, the proposed device achieves a 29.4% lower E off (2.4×10 −4 J·cm −2 ) than that of UPB SOI LIGBT (3.4 × 10 −4 J·cm −2 ). Fig. 11 illustrates the E off as a function of d s . For L b = 29µm, with the increase of d s , E II off significantly increases. The increase of d s leads to the increase of the depletion edges expanding distance in phase I. Consequently, V 1 and V 2 increase, and result in a higher E II off , which is shown in Fig. 12 . The depletion assistant effect is weakened with the increase of d s . If d s is too small, it would induce more carriers stored in the drift region. Consequently, E IV off decreases. As a result, a smaller or larger d s would lead to a higher E off . Taking process into consideration, d s of 0.6µm is used for the device optimization.
C. INFLUENCE OF THE DEVICE PARAMETERS
The sensitivity of the E off , E II off , E III off and E IV off as a function of L b are depicted in Fig. 13 . E off is mainly determined by E IV off . As L b increases from 25µm to 29µm, the assistant depletion effect is enhanced, and thus the storage charge in the drift region reduces. And larger L b results in stronger ability of storage charge extraction. Consequently, E IV off decreases, as shown in Fig. 13 . As VOLUME 7, 2019 67 a result, larger L b will lead to smaller E off . Therefore, L b of 29µm is used for the device optimization, which is close to L d .
D. TRADEOFF OF E OFF AND V ON
Fig. 14 shows that the proposed device behaves much better tradeoff between E off and V on than the UPB LIGBT under different on-state current. The E off of the proposed device falls by 29.4% compared with that of the UPB LIGBT at 100A·cm −2 . However, the E off of the proposed decreases by up to 69.7% compared with that of the UPB LIGBT at 200A·cm −2 . Fig. 15 shows the simulated turnoff waveforms of the proposed device and UPB LIGBT at 200A·cm −2 . Obviously, for UPB LIGBT, the capacitance effect becomes weaker at larger I on . However, the turn-off characteristic of the proposed device is less influenced by larger I on . Therefore, the proposed device has greater advantage for low E off over the UPB LIGBT while turning off at larger I on . 
IV. CONCLUSION
In order to improve the tradeoff between the turn-off loss and breakdown voltage, a new low turn-off loss SOI LIGBT with buried VLD layer is proposed in this paper. By embedding a P-type VLD layer into the drift region, a partially depleted drift region and a larger effective output capacitance can be obtained, and resulting a lower E II off in phase II. Furthermore, E IV off decreases due to the less stored charges in shrunk depletion region. Therefore, the E off can be improved significantly during turn-off process. Moreover, the buried VLD layer is also beneficial to excess carriers extraction and the optimization of breakdown voltage. The influences of VLD layer on BV and E off are investigated in detail. The results of 2D simulation indicate that the proposed device can achieve a 29.4% lower turn-off loss and a 69.7% lower turnoff loss at 100A·cm −2 and 200A·cm −2 , respectively, when compared with SOI UPB LIGBT. Among various solutions to achieve high performances for SOI LIGBT, the buried VLD technique exhibits the more excellent balance between BV and E off .
